






# A Mess of Memory System Benchmarking, Simulation and Application Profiling

#### Petar Radojkovic

**Barcelona Supercomputing Center** 

57th IEEE/ACM International Symposium on Microarchitecture Austin, Texas

#### Memory latency = func(Used memory bandwidth)




Memory bandwidth






#### Let's make a benchmark that will "plot" the curve








#### Let's make a benchmark that will "plot" the curve







#### Let's make a benchmark that will "plot" the curve









## Memory stress (Mess) benchmark

Connecting the dots




Amazon Graviton3 with  $8 \times DDR5$ -4800.

#### Mess benchmark: Actual platforms




#### Mess benchmark: Actual platforms




Memory system performance is very, very different

## Mess benchmark: Actual platforms




Memory system performance is very, very different

## The first one to detect the "wave form"?




## The first one to detect the "wave form"?



- Why?
  - Honest answer: We do not know

#### The first one to detect the "wave form"?



- Why?
  - Honest answer: We do not know


- Preliminary analysis: Row-buffer miss rate increases
- Other hypotheses:
  - Back-pressure, some queues get full
  - Memory device throttling

## What about the memory simulators?






#### **ZSim**



#### gem5




#### Why so large simulation errors?

- Honest answer: We do not know
- Currently exploring sources of error:
  - Memory simulators design
    - Row buffer statistics
  - Interfaces: CPU sim → Memory sim







#### DRAMsim3: ZSim vs. Trace-driven



#### DRAMsim3: ZSim vs. Trace-driven



#### Ramulator: ZSim vs. Trace-driven



#### 3.1 Validating the Correctness of Memory Simulator

To make sure | Simulator X | memory controller and DRAM device model implementation is correct (i.e., the DRAM commands issued by the controller obey both the timing constraints and the state transition rules), we verify the DRAM command trace against Micron's DDR4 Verilog Model [24] using a similar methodology to prior works [2– 4]. To do so, we implement a DRAM command trace recorder as a DRAM controller plugin that can store the issued DRAM commands with the addresses and time stamps using the DDR4 Verilog Model's format. We collect DRAM command traces from eight streaming-access and eight random-access synthetic memory traces and different intensities (i.e., the number of non-memory instructions between memory instructions). We feed the DRAM command trace to the Verilog Model, configured to use the same DRAM organization and timings as we use in Simu

We find no timing or state transition violations.





#### 3.1 Validating the Correctness of Memory Simulator X

To make sure Simulator X memory controller and DRAM device model implementation is correct (i.e., the DRAM commands issued by the controller obey both the timing constraints and the state transition rules), we verify the DRAM command trace against Micron's DDR4 Verilog Model [24] using a similar methodology to prior works [2–

4]. To do so, we implement a DRAM command trace recorder as a DRAM controller plugin that can store the issued DRAM commands with the addresses and time stamps using the DDR4 Verilog Model's format. We collect DRAM command traces from eight streaming-access and eight random-access synthetic memory traces and different intensities (i.e., the number of non-memory instructions between memory instructions). We feed the DRAM command trace to the Verilog Model, configured to use the same DRAM organization and timings as we use in Simulator

We find no timing or state transition violations.





#### 3.1 Validating the Correctness of Memory Simulator X

To make sure Simulator X memory controller and DRAM device model implementation is correct (i.e., the DRAM commands issued by the controller obey both the timing constraints and the state transition rules), we verify the DRAM command trace against Micron's DDR4 Verilog Model [24] using a similar methodology to prior works [2–

4]. To do so, we implement a DRAM command trace recorder as a DRAM controller plugin that can store the issued DRAM commands with the addresses and time stamps using the DDR4 Verilog Model's format. We collect DRAM command traces from eight streaming-access and eight random-access synthetic memory traces and different intensities (i.e., the number of non-memory instructions between memory instructions). We feed the DRAM command trace to the Verilog Model, configured to use the same DRAM organization and timings as we use in Simulator

We find no timing or state transition violations.





#### 3.1 Validating the Correctness of Memory Simulator X

To make sure | Simulator X | memory controller and DRAM device model implementation is correct (i.e., the DRAM commands issued by the controller obey both the timing constraints and the state transition rules), we verify the DRAM command trace against Micron's DDR4 Verilog Model [24] using a similar methodology to prior works [2– 4]. To do so, we implement a DRAM command trace recorder as a DRAM controller plugin that can store the issued DRAM commands with the addresses and time stamps using the DDR4 Verilog Model's format. We collect DRAM command traces from eight streaming-access and eight random-access synthetic memory traces and different intensities (i.e., the number of non-memory instructions between memory instructions). We feed the DRAM command trace to the Verilog Model, configured to use the same DRAM organization and timings as we use in **Simu** 

We find no timing or state transition violations.

• <u>Implies nothing for</u> DDR5, LPx, GDDRx, or HBMx





#### 3.1 Validating the Correctness of Memory Simulator X


Simulator X memory controller and To make sure DRAM device model implementation is correct (i.e., the DRAM commands issued by the controller obey both the timing constraints and the state transition rules), we verify the DRAM command trace against Micron's DDR4 Verilog Model [24] using a similar methodology to prior works [2– 4]. To do so, we implement a DRAM command trace recorder as a DRAM controller plugin that can store the issued DRAM commands with the addresses and time stamps using the DDR4 Verilog Model's format. We collect DRAM command traces from eight streaming-access and eight random-access synthetic memory traces and different intensities (i.e., the number of non-memory instructions between memory instructions). We feed the DRAM command trace to the Verilog Model, configured to use the same DRAM organization and timings as we use in We find no timing or state transition violations.

• **Does not imply** ok performance





 Implies nothing for DDR5, LPx, GDDRx, or HBMx



#### Large simulation errors: Simulator setup?

- We are (not me!) skilled users of the simulators under study
  - If you do not trust me, I have a back-up slide ;-)
- Work presented in the paper: Typical use-case
  - Find all info about the simulator installation and setup: papers, git, manuals, blogs, ...
  - Unless we had major issues, we asked no support from simulator developers
- We did not get the most out of these simulators yet!

#### Large simulation errors: Simulator setup?

#### Ongoing work

- Contact simulator developers: DRAMSim3, DRAMSys, gem5 (main branch), Ramulator /2
- Can we figure out <u>together</u> what are the performance issues?
  - Back-up slide: Preliminary nice story

#### Large simulation errors: Simulator setup?

#### Ongoing work

- Contact simulator developers: DRAMSim3, DRAMSys, gem5 (main branch), Ramulator /2
- Can we figure out together what are the performance issues?
  - Back-up slide: Preliminary nice story


#### My dream

• Be here next year (workshop?) to present the results and experiences

Everything will be okay in the end. If it's not okay, it's not the end.


## Should we rethink the memory simulation?

• Step back: The main purpose of the memory simulator





## Should we rethink the memory simulation?


#### If our objective is to simulate





#### why don't we use










































### Mess simulator






### **Mess simulator**







Actual (memory) system




Actual (memory) system



Actual (memory) system



Actual (memory) system



### Mess simulator evaluation

• Zsim vs. Actual Intel Skylake. 24 cores with 6x DDR4-2666.

- Zsim memory models
  - Fixed latency
  - M/D/1 queue
  - Internal DDR
  - DRAMsim3
  - Ramulator
  - Mess

- Memory-intensive benchmarks
  - STREAM: copy, scale, add, triad
  - LMbench
  - Google multichase





### Mess simulator evaluation

• Zsim vs. Actual Intel Skylake. 24 cores with 6x DDR4-2666.

- Zsim memory models
  - Fixed latency
  - M/D/1 queue
  - Internal DDR
  - DRAMsim3
  - Ramulator
  - Mess



1.3% error

- Memory-intensive benchmarks
  - STREAM: copy, scale, add, triad
  - LMbench
  - Google multichase





### Mess simulator evaluation

• Zsim vs. Actual Intel Skylake. 24 cores with 6x DDR4-2666.

- Zsim memory models
  - Fixed latency
  - M/D/1 queue
  - Internal DDR
  - DRAMsim3
  - Ramulator
  - Mess



1.3% error

• Gem5 evaluation: Mess



3% error





- Memory-intensive benchmarks
  - STREAM: copy, scale, add, triad
  - LMbench
  - Google multichase

## Mess Simulator: CXL Memory Expander

• Mess simulation possible as soon as the bandwidth-latency curves are available





## Mess Simulator: CXL Memory Expander


- Mess simulation possible as soon as the bandwidth-latency curves are available
  - Measured on the actual hardware: Amazon cloud, Alibaba cloud, ...





## Mess Simulator: CXL Memory Expander

- Mess simulation possible as soon as the bandwidth-latency curves are available
  - Measured on the actual hardware: Amazon cloud, Alibaba cloud, ...
  - Provided by device manufacturers
    - Bandwidth-latency curves give us everything we need; expose nothing delicate or confidential
    - Example: Micron's SystemC model of CXL memory expander








Manufacturer's SystemC model

## **Application memory-related profiling**

• → Paper & Poster



24-core Intel Skylake CPU with 6x DDR4-2666. HPCG. Sampling frequency: 10 ms.

## **Impact**

- Mess framework is **publicly-released** and ready to be used by the community
  - Keep adding material: Actual CXL memory expanders





## **Impact**

- Mess framework is **publicly-released** and ready to be used by the community
  - Keep adding material: Actual CXL memory expanders
- Mess simulation possible as soon as the bandwidth-latency curves are available






## **Impact**

- Mess framework is **publicly-released** and ready to be used by the community
  - Keep adding material: Actual CXL memory expanders
- Mess simulation possible as soon as the bandwidth-latency curves are available

- Significant uptake by the community
  - Discussing benchmarking and integration
    - DRAMSim3, <u>DRAMSys</u>
    - gem5, gems, ChampSim
    - (Cache-aware) Roofline








### Let's talk!

- Email:
  - pouya.esmaili@bsc.es
  - petar.radojkovic@bsc.es
- @MICRO-57
  - Anytime
  - Poster session: **Tue, 11-12h**









- Skilled users:
  - Zsim@BSC: 7-year experience. Zsim+DRAMSim2/3 interfaces with U. Maryland.

#### **Rethinking Cycle Accurate DRAM Simulation**

Shang Li shangli@umd.edu University of Maryland, College Park

Petar Radojković Barcelona Supercomputing Center (BSC) Barcelona, Spain Rommel Sánchez Verdejo rommel.sanchez@bsc.es Barcelona Supercomputing Center (BSC) Universitat Politécnica de Catalunya (UPC) Spain

Bruce Jacob blj@umd.edu University of Maryland, College Park

- Skilled users:
  - Zsim@BSC: 7-year experience. Zsim+DRAMSim2/3 interfaces with U. Maryland.
  - gem5 @ BSC: Arm CoE, European Processor Initiative

#### **Rethinking Cycle Accurate DRAM Simulation**

Shang Li shangli@umd.edu University of Maryland, College Park

Petar Radojković Barcelona Supercomputing Center (BSC) Barcelona, Spain Rommel Sánchez Verdejo rommel.sanchez@bsc.es Barcelona Supercomputing Center (BSC) Universitat Politécnica de Catalunya (UPC) Spain

Bruce Jacob blj@umd.edu University of Maryland, College Park

#### The gem5 Simulator: Version 20.0+\*

A new era for the open-source computer architecture simulator

Jason Lowe-Power, Abdul Mutaal Ahmad, Ayaz Akram, Mohammad Alian, Rico Amslinger, Matteo Andreozzi, Adrià Armejach, Nils Asmussen, Brad Beckmann, Srikant Bharadwaj, Gabe Black, Gedare Bloom, Bobby R. Bruce, Daniel Rodrigues Carvalho, Jeronimo Castrillon, Lizhong Chen, Nicolas Derumigny, Stephan Diestelhorst, Wendy Elsasser, Carlos Escuin, Marjan Fariborz, Amin Farmahini-Farahani, Pouya Fotouhi, Ryan Gambord, Jayneel Gandhi, Dibakar Gope, Thomas Grass, Anthony Gutierrez, Bagus Hanindhito, Andreas Hansson, Swapnil Haria, Austin Harris, Timothy Hayes, Adrian Herrera, Matthew Horsnell, Syed Ali Raza Jafri, Radhika Jagtap, Hanhwi Jang, Reiley Jeyapaul, Timothy M. Jones, Matthias Jung, Subash Kannoth, Hamidreza Khaleghzadeh, Yuetsu Kodama, Tushar Krishna, Tommaso Marinelli, Christian Menard, Andrea Mondelli Miquel Moreto, Tiago Mück, Omar Naji, Krishnendra Nathella, Hoa Nguyen, Nikos Nikoleris, Lena E. Olson, Marc Orr, Binh Pham, Pablo Prieto, Trivikram Reddy, Alec Roelke, Mahyar Samani, Andreas Sandberg, Javier Setoain, Boris Shingarov, Matthew D. Sinclair, Tuan Ta, Rahul Thakur, Giacomo Travaglini, Michael Upton, Nilay Vaish, Ilias Vougioukas, William Wang, Zhengrong Wang, Norbert Wehn, Christian Weis, David A. Wood, Hongil Yoon, Éder F. Zulian †

- Skilled users:
  - Zsim@BSC: 7-year experience. Zsim+DRAMSim2/3 interfaces with U. Maryland.
  - gem5 @ BSC: Arm CoE, European Processor Initiative

#### **Rethinking Cycle Accurate DRAM Simulation**

Shang Li shangli@umd.edu University of Maryland, College Park

Petar Radojković Barcelona Supercomputing Center (BSC) Barcelona, Spain Rommel Sánchez Verdejo rommel.sanchez@bsc.es Barcelona Supercomputing Center (BSC) Universitat Politécnica de Catalunya (UPC) Spain

Bruce Jacob blj@umd.edu University of Maryland, College Park

#### The gem5 Simulator: Version 20.0+\*

A new era for the open-source computer architecture simulator

Jason Lowe-Power, Abdul Mutaal Ahmad, Ayaz Akram, Mohammad Alian, Rico Amslinger, Matteo Andreozzi, Adrià Armejach, Nils Asmussen, Brad Beckmann, Srikant Bharadwaj, Gabe Black, Gedare Bloom, Bobby R. Bruce, Daniel Rodrigues Carvalho, Jeronimo Castrillon, Lizhong Chen, Nicolas Derumigny, Stephan Diestelhorst, Wendy Elsasser, Carlos Escuin, Marjan Fariborz, Amin Farmahini-Farahani, Pouya Fotouhi, Ryan Gambord, Jayneel Gandhi, Dibakar Gope, Thomas Grass, Anthony Gutierrez, Bagus Hanindhito, Andreas Hansson, Swapnil Haria, Austin Harris, Timothy Hayes, Adrian Herrera, Matthew Horsnell, Syed Ali Raza Jafri, Radhika Jagtap, Hanhwi Jang, Reiley Jeyapaul, Timothy M. Jones, Matthias Jung, Subash Kannoth, Hamidreza Khaleghzadeh, Yuetsu Kodama, Tushar Krishna, Tommaso Marinelli, Christian Menard, Andrea Mondelli, Miquel Moreto, Tiago Mück, Omar Naji, Krishnendra Nathella, Hoa Nguyen, Nikos Nikoleris, Lena E. Olson, Marc Orr, Binh Pham, Pablo Prieto, Trivikram Reddy, Alec Roelke, Mahyar Samani, Andreas Sandberg, Javier Setoain, Boris Shingarov, Matthew D. Sinclair, Tuan Ta, Rahul Thakur, Giacomo Travaglini, Michael Upton, Nilay Vaish, Ilias Vougioukas, William Wang, Zhengrong Wang, Norbert Wehn, Christian Weis, David A. Wood, Hongil Yoon, Éder F. Zulian †

We knew that one day we will present these charts → Very, very tedious setup

# What happens when we talk

Panel discussion at MEMSYS 2024







## What happens when we talk

- Panel discussion at MEMSYS 2024
  - Bruce Jacob Re:DRAMsim3
    "Did you try DRAMsim2?
    It should be much better."








## What happens when we talk

- Panel discussion at MEMSYS 2024
  - Bruce Jacob Re:DRAMsim3
    "Did you try DRAMsim2?
    It should be much better."

DRAMSim2. Trace-driven. 6xDDR3-1600









#### Actual Intel Sandy Bridge with 6xDDR3-1600

